CLAIMS

1	1.	A method for programming a charge storage memory cell having a source and a
2	drain in a substrate, a charge storage element, and a control gate, comprising:	

- applying a gate voltage to the control gate relative to a reference voltage, a source voltage to the source relative to the reference voltage, and a drain voltage to the drain relative to the reference voltage, in an operation to induce charge transfer to the charge storage element and establish a threshold voltage for the memory cell;
- 7 increasing the drain voltage during the operation; and
- increasing the source voltage while increasing the drain voltage during the operation.
- 1 2. The method of claim 1, wherein the operation is self-converging during a portion
- of the program operation in which the voltage threshold converges on an ending
- 3 threshold.
- 1 3. The method of claim 1, including holding the gate voltage substantially constant
- during a portion of the program operation in which the voltage threshold converges on an
- 3 ending threshold.
- 1 4. The method of claim 1, including holding the gate voltage substantially constant
- 2 during the program operation.
- 1 5. The method of claim 1, wherein the memory cell has a drain-to-source voltage
- 2 between the source and the drain, including holding the gate voltage substantially
- 3 constant during the program operation, and holding the drain-to-source voltage
- 4 substantially constant during the program operation.
- 1 6. The method of claim 1, wherein the applying includes applying a sequence of
- 2 source voltage pulses to the source, and said increasing the source voltage comprises
- 3 increasing the source voltage pulse heights in successive pulses in the sequence, and

- 4 applying a sequence of drain voltage pulses to the drain of the memory cell during the
- 5 operation and said increasing the drain voltage comprises increasing the drain voltage
- 6 pulse heights in successive pulses in the sequence.
- 7. The method of claim 1, wherein the applying includes applying a sequence of
- 2 source voltage pulses to the source, and said increasing the source voltage comprises
- 3 increasing the source voltage pulse heights in successive pulses in the sequence, and
- 4 applying a sequence of drain voltage pulses to the drain of the memory cell during the
- 5 operation and said increasing the drain voltage comprises increasing the drain voltage
- 6 pulse heights in successive pulses in the sequence; and including
- 7 applying verify pulses between successive pulses in the sequence.
- 1 8. The method of claim 1, wherein the applying includes applying a ramped source
- 2 voltage to the source and a ramped drain voltage to the drain of the memory cell during
- 3 the operation.
- 1 9. The method of claim 1, including holding the gate voltage substantially constant
- during the operation, and wherein said increasing the source and drain voltages comprises
- 3 stepping the source and drain voltages by substantially equal steps during the operation.
- 1 10. The method of claim 1, including coupling the substrate to the reference voltage
- 2 during the operation.
- 1 11. The method of claim 1, wherein said charge storage element in the memory cell
- 2 comprises a non-conductive charge trap.
- 1 12. The method of claim 1, wherein said charge storage element in the memory cell
- 2 comprises a conductive floating gate.
- 1 13. The method of claim 1, wherein said memory cell comprises an NROM cell.

- 1 14. The method of claim 1, wherein said memory cell comprises a flash memory cell.
- 1 15. The method of claim 1, wherein the memory cell is adapted to store a plurality of
- bits, and including setting the gate voltage to one of a predetermined set of gate voltages
- during the operation to establish one of a corresponding set of threshold voltages in the
- 4 memory cell.
- 1 16. The method of claim 1, including applying another program operation to induce
- 2 charge trapping on another side of the memory cell, including
- applying a gate voltage to the control gate of the selected memory cell relative to
- 4 a reference voltage, a source voltage to the second terminal of the selected memory cell
- 5 relative to the reference voltage, and a drain voltage to the first terminal of the selected
- 6 memory cell, relative to the reference voltage;
- 7 increasing the drain voltage during the operation; and
- 8 increasing the source voltage while increasing the drain voltage during the
- 9 operation.
- 1 17. A method for programming a multi-level charge storage memory cell having a
- 2 first terminal and a second terminal acting as sources and drains in a substrate, a charge
- 3 storage element, and a control gate, comprising:
- determining a data value from one of more than two data values to be stored in the
- 5 memory cell;
- 6 applying a gate voltage to the control gate relative to a reference voltage, a source
- voltage to the first terminal relative to the reference voltage, and a drain voltage to the
- 8 second terminal relative to the reference voltage, in a program operation to induce charge
- 9 transfer to the charge storage element to establish a threshold voltage for the memory
- 10 cell;
- holding the gate voltage substantially constant at one of a predetermined set of
- gate voltages in response to the determined data value during a portion of the program
- operation in which the voltage threshold converges on a target threshold corresponding
- with the determined data value;

- increasing the drain voltage during the operation; and
- increasing the source voltage while increasing the drain voltage during the
- 17 operation.
- 1 18. The method of claim 17, wherein the operation is self-converging during a portion
- 2 of the program operation in which the voltage threshold converges on an ending
- 3 threshold.
- 1 19. The method of claim 17, wherein the memory cell has a drain-to-source voltage
- between the first and second terminals, including holding the drain-to-source voltage
- 3 substantially constant during the program operation.
- 1 20. The method of claim 17, wherein the applying includes applying a sequence of
- 2 source voltage pulses to the first terminal, and said increasing the source voltage
- 3 comprises increasing the source voltage pulse heights in successive pulses in the
- 4 sequence, and applying a sequence of drain voltage pulses to the second terminal of the
- 5 memory cell during the operation and said increasing the drain voltage comprises
- 6 increasing the drain voltage pulse heights in successive pulses in the sequence.
- 1 21. The method of claim 17, wherein the applying includes applying a sequence of
- 2 source voltage pulses to the first terminal, and said increasing the source voltage
- 3 comprises increasing the source voltage pulse heights in successive pulses in the
- 4 sequence, and applying a sequence of drain voltage pulses to the second terminal of the
- 5 memory cell during the operation and said increasing the drain voltage comprises
- 6 increasing the drain voltage pulse heights in successive pulses in the sequence; and
- 7 including
- applying verify pulses between successive pulses in the sequence.
- 1 22. The method of claim 17, wherein the applying includes applying a ramped source
- 2 voltage to the first terminal and a ramped drain voltage to the second terminal of the
- 3 memory cell during the operation.

- 1 23. The method of claim 17, wherein said increasing the source and drain voltages
- 2 comprises stepping the source and drain voltages by equal steps during the operation.
- 1 24. The method of claim 17, including coupling the substrate to the reference voltage
- 2 during the operation.
- 1 25. The method of claim 17, wherein said charge storage element in the memory cell
- 2 comprises a non-conductive charge trap.
- 1 26. The method of claim 17, wherein said charge storage element in the memory cell
- 2 comprises a conductive floating gate.
- 1 27. The method of claim 17, wherein said memory cell comprises an NROM cell.
- 1 28. The method of claim 17, wherein said memory cell comprises a flash memory
- 2 cell.
- 1 29. The method of claim 17, including applying another program operation to induce
- 2 charge trapping on another side of the memory cell, including
- applying a gate voltage to the control gate of the selected memory cell relative to
- 4 a reference voltage, a source voltage to the second terminal of the selected memory cell
- 5 relative to the reference voltage, and a drain voltage to the first terminal of the selected
- 6 memory cell, relative to the reference voltage;
- 7 increasing the drain voltage during the operation; and
- 8 increasing the source voltage while increasing the drain voltage during the
- 9 operation.
- 1 30. An integrated circuit, comprising:
- a memory array including decoding circuitry to select memory cells for
- programming, the memory cells having first and second terminals in a substrate acting as

11

12

13

4	sources and drains, a charge storage element, and a control gate, wherein said charge		
5	storage element in the memory cell comprises a non-conductive charge trap;		
6	a voltage supply circuit coupled to the memory array adapted to apply a gate		
7	voltage, a source voltage and a drain voltage to the control gate, first terminal and second		
8	terminal, respectively, of memory cells in the array; and		
9	a program controller coupled to the decoding circuitry and to the voltage supply		
10	circuit, the program controller adapted to execute a self-converging program operation		
11	for a selected memory cell to induce charge transfer to the charge storage element and		
12	establish a threshold voltage for the selected memory cell.		
1	31. The integrated circuit of claim 30, wherein said memory cell comprises an		
2	NROM cell.		
1	32. The integrated circuit of claim 30, wherein the memory cell is adapted to store a		
2	plurality of bits, and the program operation establishes one of a set of threshold voltages		
3	corresponding with the plurality of bits in the memory cell.		
1	33. An integrated circuit, comprising:		
2	a memory array including decoding circuitry to select memory cells for		
3	programming, the memory cells having first and second terminals in a substrate acting as		
4	sources and drains, a charge storage element, and a control gate;		
5	a voltage supply circuit coupled to the memory array adapted to apply a gate		
6	voltage, a source voltage and a drain voltage to the control gate, first terminal and second		
7	terminal respectively, of memory cells in the array; and		
8	a program controller coupled to the decoding circuitry and to the voltage supply		
9	circuit, the program controller adapted to execute a program operation for a selected		
10	memory cell to induce charge transfer to the charge storage element and establish a		

applying a gate voltage to the control gate of the selected memory cell relative to

threshold voltage for the selected memory cell, the program operation including

a reference voltage, a source voltage to the first terminal of the selected memory cell

- relative to the reference voltage, and a drain voltage to the second terminal of the selected
- memory cell, relative to the reference voltage;
- increasing the drain voltage during the operation; and
- increasing the source voltage while increasing the drain voltage during the
- 18 operation.
- 1 34. The integrated circuit of claim 33, wherein the operation is self-converging during
- a portion of the program operation in which the voltage threshold converges on an ending
- 3 threshold.
- 1 35. The integrated circuit of claim 33, including holding the gate voltage substantially
- 2 constant during a portion of the program operation in which the voltage threshold
- 3 converges on an ending threshold.
- 1 36. The integrated circuit of claim 33, including holding the gate voltage substantially
- 2 constant during the program operation.
- 1 37. The integrated circuit of claim 33, wherein the memory cell has a drain-to-source
- 2 voltage between the first and second terminals, including holding the gate voltage
- 3 substantially constant during the program operation, and holding the drain-to-source
- 4 voltage substantially constant during the program operation.
- 1 38. The integrated circuit of claim 33, wherein the applying includes applying a
- 2 sequence of source voltage pulses to the first terminal, and said increasing the source
- 3 voltage comprises increasing the source voltage pulse heights in successive pulses in the
- 4 sequence, and applying a sequence of drain voltage pulses to the second terminal of the
- 5 memory cell during the operation and said increasing the drain voltage comprises
- 6 increasing the drain voltage pulse heights in successive pulses in the sequence.
- 1 39. The integrated circuit of claim 33, wherein the applying includes applying a
- 2 sequence of source voltage pulses to the first terminal, and said increasing the source

- 3 voltage comprises increasing the source voltage pulse heights in successive pulses in the
- 4 sequence, and applying a sequence of drain voltage pulses to the second terminal of the
- 5 memory cell during the operation and said increasing the drain voltage comprises
- 6 increasing the drain voltage pulse heights in successive pulses in the sequence; and
- 7 including
- applying verify pulses between successive pulses in the sequence.
- 1 40. The integrated circuit of claim 33, wherein the applying includes applying a
- 2 ramped source voltage to the first terminal and a ramped drain voltage to the second
- 3 terminal of the memory cell during the operation.
- 1 41. The integrated circuit of claim 33, including holding the gate voltage substantially
- 2 constant during the operation, and wherein said increasing the source and drain voltages
- 3 comprises stepping the source and drain voltages by substantially equal steps during the
- 4 operation.
- 1 42. The integrated circuit of claim 33, wherein the substrate is coupled to the
- 2 reference voltage during the operation.
- 1 43. The integrated circuit of claim 33, wherein said charge storage element in the
- 2 memory cell comprises a non-conductive charge trap.
- 1 44. The integrated circuit of claim 33, wherein said charge storage element in the
- 2 memory cell comprises a conductive floating gate.
- 1 45. The integrated circuit of claim 33, wherein said memory cell comprises an
- 2 NROM cell.
- 1 46. The integrated circuit of claim 33, wherein said memory cell comprises a flash
- 2 memory cell.

- 1 47. The integrated circuit of claim 33, wherein the memory cell is adapted to store a
- 2 plurality of bits, and the program operation includes setting the gate voltage to one of a
- 3 predetermined set of gate voltages during the operation to establish one of a
- 4 corresponding set of threshold voltages in the memory cell.
- 1 48. The integrated circuit of claim 33, wherein the program controller is adapted to
- 2 apply another program operation to induce charge trapping on another side of the
- 3 memory cell, including
- 4 applying a gate voltage to the control gate of the selected memory cell relative to
- 5 a reference voltage, a source voltage to the second terminal of the selected memory cell
- 6 relative to the reference voltage, and a drain voltage to the first terminal of the selected
- 7 memory cell, relative to the reference voltage;
- 8 increasing the drain voltage during the operation; and
- 9 increasing the source voltage while increasing the drain voltage during the
- 10 operation.
- 1 49. An integrated circuit, comprising:
- a memory array including decoding circuitry to select memory cells for
- 3 programming, the memory cells having first and second terminals in a substrate acting as
- 4 sources and drains, a charge storage element, and a control gate;
- a voltage supply circuit coupled to the memory array adapted to apply a gate
- 6 voltage, a source voltage and a drain voltage to the control gate, first terminal and second
- terminal respectively, of memory cells in the array; and
- 8 a program controller coupled to the decoding circuitry and to the voltage supply
- 9 circuit, the program controller adapted to execute a program operation for a selected
- memory cell to induce charge transfer to the charge storage element on first and second
- sides of the memory cell, and establish threshold voltages on the first and second sides of
- the selected memory cell, the program operation including storing more than one bit of
- information in each of the first and second sides of the memory cell.